Cache Memories Program Optimization

MADE BY: Zhong Zhineng & Song Yixin

Cache Memories

Cache Memories

- Small and fast SRAM memories
- Keep frequently accessed blocks of main memory
- Cache hit
- Cache miss: three types of miss

Cache Structure

- M, S, E, B, m, s
- S cache sets, E cache lines, B blocks
- t = m-(b+s) tag bits
- Valid bit
- $C = S \times E \times B$
- Address of word: tag + set index + block offset
- Bijection from middle s set index bits to S cache sets
- Bijection from low b block offset bits to B blocks
- 2^t address of a cache set => t tag bits

Cache Structure



Cache Classification

- Direct Mapped Cache (E = 1)
 - Not match: old line being replaced directly
 - Thrash
- Associative Cache (1 < E < C/B)
 - Not match: one line in the set is selected for eviction and replacement
 - Many replacement policies: Random, LRU, LFU, ...
- Fully Associative Cache (S = 1, E = C/B)
 - Search for many matching tags in parallel => expensive and small
 - TLB

Cache Write

- Write hit
 - Write-through
 - Write-back
- Write miss
 - Write allocate
 - No write allocate
- Write through + No write allocate / Write back + Write allocate

Cache Friendly Code

- Make use of locality
- Make the most frequent the fast
- Decrease cache miss within loops
- Loop variable orders

Cache Mountain



Program Optimization

Compiler Optimization

- Some can be done by compiler
 - Code moving, such as moving the repeating calc inside the loop outside.
 - Use shift and add/sub to do mult/div
 - Expression reuse
- Some cannot be done by compiler (must be conservative)
 - Procedure may have side-effects
 - Pointer may have aliases

Simple Out-of-order Processor

- CPI may be less than 1
- In-order issue
- Out-of-order execution
- In-order commit



5-11 一个乱序处理器的框图。指令控制单元负责从内存中读出指令,并产生一系列基本 作。然后执行单元完成这些操作,以及指出分支预测是否正确

Modern CPU

- Out-of-order execution
- Multiple issue
- Dynamic Scheduling
- Speculative execution
- Register renaming



图 5-11 一个乱序处理器的框图。指令控制单元负责从内存中读出指令,并产生一系列基本操作。然后执行单元完成这些操作,以及指出分支预测是否正确

Critical Path

- Critical path: lower bound
- Number of function parts
- Data passing limitation



Loop Unrolling: Improve Parallelism



,函数	方法	整数		浮点数	
		+	*	+	
combine4	无展开	1. 27	3.01	3.01	5.01
combine5	2×1 展开	1.01	3.01	3.01	5.01
	3×1 展开	1.01	3.01	3.01	5.01
延迟界限		1.00	3.00	3.00	5.00
吞吐量界限		0.50	1.00	1.00	0.50



•

Separate Accumulators

```
/* 2 x 2 loop unrolling */
     void combine6(vec_ptr v, data_t *dest)
 2
 3
         long i;
 4
         long length = vec_length(v);
 5
         long limit = length-1;
 6
         data_t *data = get_vec_start(v);
 7
 8
         data_t acc0 = IDENT;
         data_t acc1 = IDENT;
 9
10
         /* Combine 2 elements at a time */
11
         for (i = 0; i < limit; i+=2) {
12
             acc0 = acc0 OP data[i];
13
             acc1 = acc1 OP data[i+1];
14
15
         }
16
         /* Finish any remaining elements */
17
         for (; i < length; i++) {
18
             acc0 = acc0 OP data[i];
19
20
21
         *dest = acc0 OP acc1:
22
```

图 5-21 运用 2×2 循环展开。通过维护多个累积变量, 这种方法利用了多个功能单元以及它们的流水线 能力





21 Combined AI 一个长夜为市的间量近行操作的 数据流表示。现在有两条关键路径,每条关 键路径包含 n/2 个操作

函数	方法 -	整数		浮点数	
		+	*	+	
combine4	在临时变量中累积	1.27	3.01	3.01	5.01
combine5	2×1 展开	1.01	3.01	3.01	5.01
combine6	2×2 展开	0.81	1.51	1.51	2.51
延迟界限		1.00	3.00	3.00	5.00
吞吐量界限		0.50	1.00	1.00	0.50

Reassociation

```
/* 2 x 1a loop unrolling */
1
    void combine7(vec_ptr v, data_t *dest)
2
    £
3
         long i;
4
         long length = vec_length(v);
5
         long limit = length-1;
6
         data_t *data = get_vec_start(v);
7
         data_t acc = IDENT;
8
9
         /* Combine 2 elements at a time */
10
         for (i = 0; i < limit; i+=2) {</pre>
11
             acc = acc OP (data[i] OP data[i+1]);
12
         }
13
14
         /* Finish any remaining elements */
15
         for (; i < length; i++) {</pre>
16
             acc = acc OP data[i];
17
         3
18
         *dest = acc;
19
    }
20
```

函数	方法	整数		浮点数	
		+		+	•
combine4	累积在临时变量中	1. 27	3.01	3. 01	5, 01
combine5	2×1 展开	1.01	3.01	3.01	5.01
combine6	2×2 展开	0.81	1.51	1.51	2.51
combine7	2×1a 展开	1.01	1.51	1.51	2.51
延迟界限		1.00	3. 00	3.00	5.00
吞吐量界限		0.50	1.00	1.00	0.50



图 5-28 将 combine7 的操作 抽象成数据流图



5-29 combine7 对一个长度为 n 的向量进行操作的数据流表示。我们只有一条关键路径,它只包含 n/2 个操作

Limitations

- Register spilling: k = 20, use stack to store
- Floating operation does not have associative law, so changing operation orders may not apply.

Thanks for listening.