Processor Arch: Pipelined Memory Hierarchy

MADE BY: Zhong Zhineng & Song Yixin

Processor Arch: Pipelined

Pipeline Basics

Throughput and latency change



(a) Hardware: Three-stage pipeline



(b) Pipeline diagram

Pipeline Basics

Critical moments







Clock



Pipeline Basics

- Limitations of pipelining
 - Nonuniform partitioning
 - Decreasing returns to pipeline depth

- Stages
 - AMD Zen2(3th Gen Ryzen): 19 stages
 - Intel Ice Lake(10th Gen core): 14-19 stages

SEQ->SEQ+





SEQ->SEQ+

- Circuit retiming
- PC update stage
- No hardware PC registers



SEQ+->PIPE-





SEQ+->PIPE-

- Adding pipeline registers
- Select PC
- Select A: Since valP is only used in the Memory period of call and in the Execute period of jXX and both of them do not need valA, Select A module is used to reduce the number of registers.



Problems: Data/Control Dependency

• Data hazard

# prog2				
0x000:	irmovq \$10,%rdx			
0x00a:	irmovq \$3,%rax			
0x014:	nop			
0x015:	nop			
0x016:	addq %rdx,%rax			
0x018:	halt			



Control hazard



A Simple Solution: Bubbles and Stalls



Another Solution: Forward

- Need the data that
 has not written back
 to the registers
 when decoding.
- Principle: Try to use forward. If failed, use stall.
- Sel+Fwd A
- Fwd B



Modified HCL: Select PC & Fetch



```
HCL:
```

```
word f_pc = [
    # Mispredicted branch. Fetch at incremented PC
    M_icode == IJXX && !M_Cnd : M_valA;
    # Completion of RET instruction
    W_icode == IRET : W_valM;
    # Default: Use predicted value of PC
    1 : F_predPC;
];
word f_predPC = [
    f_icode in { IJXX, ICALL } : f_valC;
    1 : f_valP;
];
```

Modified HCL: Decode & Write back



HCL:

word d_	valA = [
	D_icode in { ICALL, IJXX } : 1	D_valP; # Use incremented PC
	d_srcA == e_dstE : e_valE;	# Forward valE from execute
	d_srcA == M_dstM : m_valM;	# Forward valM from memory
	<pre>d_srcA == M_dstE : M_valE;</pre>	# Forward valE from memory
	d_srcA == W_dstM : W_valM;	# Forward valM from write back
	d_srcA == W_dstE : W_valE;	# Forward valE from write back
	1 : d_rvalA; # Use value read	d from register file
];		

word	d_valB = L						
	d_srcB == e_dstE : e_valE;	#	Forward	valE	from	execut	;e
	d_srcB == M_dstM : m_valM;	#	Forward	valM	from	memory	7
	d_srcB == M_dstE : M_valE;	#	Forward	valE	from	memory	7
	d_srcB == W_dstM : W_valM;	#	Forward	valM	from	write	back
	d_srcB == W_dstE : W_valE;	#	Forward	valE	from	write	back
	1 : d_rvalB; # Use value rea	ad :	from regi	ister	file		
];							

Pay attention to the choice order!

Modified HCL: Execute

HCL: left out



Modified HCL: Memory



HCL: left out

Hazard: Load/Use

- You cannot only use forwarding to solve all the problems...
- Last instruction reads data from memory to a register, and present instruction needs the data in this register.
- Must stall and insert a bubble, then forward from memory stage.



Hazard: ret

- The PC of the next instruction of ret will be known until memory stage.
- Insert three bubbles.



Hazard: Branch Misprediction

- After Execute stage, the right branch will be known.
- Insert two bubbles.



Hazard Combination



14	流水线			Ê.		
深 件	F	D	E	М	w	
处理 ret	暂停	气泡	正常	正常	正常	
预测错误的分支	正常	气泡	气泡	正常	正常	
组合	暂停	气泡	气泡	正常	正常	
× 11+		流水线寄存器				
*1	F	D	E	М	W	
处理 ret	暂停	气泡	正常	正常	正常	
预测错误的分支	暂停	暂停	气泡	正常	正常	
组合	暂停	气泡+暂停	气泡	正常	正常	
期望的情况	暂停	暂停	气泡	正常	正常	

Hazard Detection & Control

条件 .	触发条件				
处理 ret	IRET < {D_icode, E_icode, M_icode}				
加载/使用冒险	E_icode∈ {IMRMOVL, IPOPL} & & E_dstM∈ {d_srcA, d_srcB}				
预测错误的分支	E_icode=IJXX & & ! e_Cnd				
异常	$m_{stat} \in {SADR, SINS, SHLT} W_{stat} \in {SADR, SINS, SHLT}$				
状态=x 輸入=y 和出=x 暫停 =0 1 1 1 1 1 1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				

Implementing Pipeline Control



Memory Hierarchy

Example



Storage Technology

- RAM: SRAM & DRAM
- Disk
- Bus structure

RAM

- Random Access Memory (RAM)
 - Volatile, expensive, compared to hard disk
- SRAM versus DRAM
 - SRAM doesn't need refresh
 - faster and stable, more expensive
 - used as cache memories
 - DRAM
 - higher density, lower power consumption
 - used as main memory

DRAM: Access

- Row Access Strobe (RAS)
- Column Access Strobe (CAS)
- Memory module: Read & Write a word
- FPM DRAM, SDRAM, DDR SDRAM

- nonvolatile, compared to RAM
- PROM: only programmed once
- EPROM
- EEPROM -> flash memory
- firmware: stored in ROM

- Bus transaction: read and write
- System bus: connecting CPU and I/O bridge
- Memory bus: connecting I/O bridge and main memory
- I/O bus: disk, graphic card and other buses

• Capacity:

• Capacity =
$$\left(\#\frac{bytes}{sector}\right) * \left(\#\frac{avg.sectors}{track}\right) * \left(\#\frac{tracks}{surface}\right) * \left(\#\frac{surfaces}{platter}\right) * \left(\#\frac{platters}{disk}\right)$$

- Access time:
 - avg seek time + avg rotation time + avg transfer time

Unit Conversion

- K(kilo), M(mega), G(giga), T(tera): context dependent
- DRAM & SRAM: $K = 2^{10}$, $M = 2^{20}$, $G = 2^{30}$, $T = 2^{40}$
- Disk & network: $K = 10^3$, $M = 10^6$, $G = 10^9$, $T = 10^{12}$

- Solid State Disk (SSD)
- Sequential access faster than random access
- Write slower than Read
- Modifying a block page requires full page erasure and copy

Developing Tendency

The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.



Locality

- Temporal locality
- Spatial locality
- Data-access: temporal locality or spatial locality:
 - The smaller the step length, the better the spatial locality.
 - Repeating references to the same variable has the temporal locality.
- Instruction-fetch: both locality:
 - The smaller the loop body and the more the number of iteration, the better the locality.

Thanks for listening.